References

| Svoboda, Antonin. of Engineering and | "Class Notes In Engineering 125A," Computer Science Department, School Applied Science, University of California, Los Angeles, 1966 and 1972• |
|-----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| <u>1482-N</u> , May 1967 | "Proposal for Research in Automated Design of-Switching Circuits," <u>UCLA-P-</u> |
| | "Ordering of Implicants," IEEE Trans., EC-16(2):100-105, Feb. 1967. |
| 12(12):904-910, D | "Synthesis of Logical Systems of a Given-Activity," <u>IEEE Trans</u> ., EC- ec. 1963 . |
| 1969, pp. 824-830 | "Boolean Analyzer," Information Processing 68. North Holland, Amsterdam, |
| Sept. 1973. | "Parallel Processing in Boolean Algebra," IEEE Trans., C-22(9):848-851, |
| (unpublished). | "Boolean Analyzer Solutions of Fundamental Logic-Design Problems," 1974 |
| · | "Logical Systems and Spaces," Paper Distributed at the Symposium on |
| Computers, Pragu | e, Czechoslovakia, 1964. |
| Symposium.on the 305. | "Some Applications of Contact Grids," <u>Proceedings</u> , International Theory of Switching, Harvard U. Press, Cambridge, Mass., 1959, pp. 293- |
| 12(4):262-273, De | "Logical Instruments for Teaching Logical Design," <u>IEEE Trans. on Educ</u> ., E- c. 1969. |
| | . "The Concept of Term Exclusiveness and Its Effect on the Theory of |

Boolean Functions," <u>JACM</u>, 22(3):425-440, July 1975.

DeVries, Ronald C., and Antonin Svoboda. "Multiple-Output Optimization with Mosaics of Boolean Functions, <u>IEEE Trans.</u>, C-24(8):777-785, Aug. 1975.

Marquand, Allan. "On Logical Diagrams for n Terms," <u>Philosophical Magazine</u>, V. 12, pp. 266-270, 1881 (year). *[Marquand Mapping]*

Karnough, M. "The Map Method for Synthesis of Combinational Logic Circuits," AIEE, pp. 593-599, Nov. 1953. *[Karnough Maps]*

Bearnson, L. W. and C. C. Carroll. "On the Design of Minimal Length Fault Tests for Combinational Circuits," <u>IEEE Trans.</u>, C-20(11):1353-1356, Nov 1971.

Bouricius, W. G., et al. "Algorithms for Detection of Faults on Logic Circuits," <u>Digest of Papers of</u> <u>the 1971 International Symposium on Fault Tolerant Computing</u>, Pasadena, CA, March 1971 (IEEE pub # 71-C-6-C), pp. 5-8.

Kohavi, Zvi, and DeWayne Spires. "Designing Sets of Fault Detection Tests for Combinational Logic Circuits," <u>IEEE Trans.</u>, C-20(12):1463-1469, Dec. 1971.

Kohavi, Igal and Zvi Kohavi. "Detection of Multiple Faults in Combinational Logic Networks," <u>IEEE Trans.</u>, C-21(6):556-568, June 1972.

Marin, Miguel A. "Investigation of the Field of Problems for the Boolean Analyzer," Computer Science Department, University of California, Los Angeles, <u>UCLA-ENG-6828</u>, June 1968 (PhD Thesis).

White, D. E. "Fau1t Detection Through Para11e1 Processing in Boolean Algebra," <u>UCLA-ENG-</u><u>7504</u>, March 1975 (PhD·Thesis).

"Test Sequence Alternative to Fault Detection," <u>Seminar notes</u> presented at Cal. State Polytechnic Institute, October 1974.

White, D. E., and Antonin Svoboda. "Fault Detection in Combinational Circuits: The Test Sequence," <u>Proceedings</u>, The Eighth Asilomar Conference on Circuits, Systems and Computers, Pacific Grove, CA., Dec. 1974. pages UKN.

McCluskey, E. J. "Minimization of Boolean Functions," <u>Bell Syst. Tech. J.</u>, 35:1417-1444, 1956.

Marinos, Peter N. "Derivation of Minimal Complete Sets of Test Input Sequences Using Boolean Differences," <u>IEEE Trans.</u>, C-20(1):25-32, Jan. 1971.

Sellers, F. F., M. Y. Hsiao, and L. W. Bearnson. "Analyzing Errors with the Boolean Difference," <u>IEEE Trans.</u>, C-17(4):676-683, July 1968, Correction, C-18(4):381, April 1969.

Yau, Stephen S., and Yu-Shan Tang. "An Efficient Algorithm for Generating Complete Test Sets for Combinational Logic Circuits," <u>IEEE Trans.</u>, C-20(11):1245-1251, Nov. 1971.

Armstrong, D. B. "On Finding a Nearly Minimal Set of Fault Detection Tests for Combinational Logic Nets," <u>IEEE Trans</u>., EC-15(2):66-73, Feb. 1966.

Hsiao, M. Y., and Dennis K. Chia. "Boolean Difference for Fault Detection in Asynchronous Sequential Machines," <u>IEEE Trans.</u>, C-20 (11):1356-1361, Nov. 1971

Friedman, Arthur D., and P. R. Menon, Franklin F. Kho, ed. <u>Fault Detection in Digital Circuits.</u> Computer Applications in Electrical Engineering Series, Prentice-Hall, Englewood Cliffs, New Jersey, 1971.

Friedman, Arthur D. "Fault Detection in Redundant Circuits," <u>IEEE·Trans</u>., C-16(2):99-100, Feb. 1967.

"Diagnosis of Short Circuit Faults in Combinational Circuits," IEEE Trans.,

C-23(7):746-752, July 1984.

Avizienis, Algirard. "Fault Tolerant Computers: Theory and Design of Ultra Reliable (Fault Tolerant) Computers: Protective Redundancy, Diagnosis, Self Repair Techniques," Class Notes, <u>UCLA Seminar ENG 298/ENG 867.7</u>, March 1971.

Howell, T. H. <u>Design Criteria for Error Detecting and Error Correcting Codes in Memory</u> <u>Subsystems</u>, (February 1972 PhD Thesis) to be published by Garland.

Basham, Gary R. " New Error Correcting Technique for Solid State Memories Saves Hardware," <u>Computer Design</u>, pp. 110-113, Oct. 1976.

Berger, Isreal, and Zvi Kohavi. "Fault Detection in Fan-Out Free Combinational Networks," <u>IEEE Trans.</u>, C-22(10):908-914, October 1973.

White, D. E., et al. Introduction to Designing with the Am2900 Family [Bit-Slice Microprogrammed Control Devices]," <u>Class Notes</u> for A.MD, Inc. Seminar ED2900A, June 1978.

Muroga, Sabure, and Hung Chi Lai. "Minimization of Logic Networks Under a Generalized Cost Function," <u>IEEE Trans.</u>, C-25(9):893-907, Sept. 1976.

Converted from PDF scan via Adobe ExportPDF®